ARM: allow register operands for shifts in MULL()
[libav.git] / libavcodec / arm / mathops.h
CommitLineData
99aed7c8
LB
1/*
2 * simple math operations
3 * Copyright (c) 2006 Michael Niedermayer <michaelni@gmx.at> et al
4 *
b78e7197
DB
5 * This file is part of FFmpeg.
6 *
7 * FFmpeg is free software; you can redistribute it and/or
99aed7c8
LB
8 * modify it under the terms of the GNU Lesser General Public
9 * License as published by the Free Software Foundation; either
b78e7197 10 * version 2.1 of the License, or (at your option) any later version.
99aed7c8 11 *
b78e7197 12 * FFmpeg is distributed in the hope that it will be useful,
99aed7c8
LB
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
15 * Lesser General Public License for more details.
16 *
17 * You should have received a copy of the GNU Lesser General Public
b78e7197 18 * License along with FFmpeg; if not, write to the Free Software
99aed7c8
LB
19 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
20 */
21
a2fc0f6a
MR
22#ifndef AVCODEC_ARM_MATHOPS_H
23#define AVCODEC_ARM_MATHOPS_H
699b3f99 24
01f54021
DB
25#include <stdint.h>
26#include "libavutil/common.h"
27
8f4d0d48 28# define MULL MULL
4deaa946 29static inline av_const int MULL(int a, int b, unsigned shift)
8f4d0d48
MR
30{
31 int lo, hi;
32 __asm__("smull %0, %1, %2, %3 \n\t"
33 "mov %0, %0, lsr %4 \n\t"
34 "add %1, %0, %1, lsl %5 \n\t"
35 : "=&r"(lo), "=&r"(hi)
1214bd86 36 : "r"(b), "r"(a), "ir"(shift), "ir"(32-shift));
8f4d0d48
MR
37 return hi;
38}
99aed7c8 39
73c1c96b 40#define MULH MULH
b250f9c6 41#if HAVE_ARMV6
7995962d
MR
42static inline av_const int MULH(int a, int b)
43{
44 int r;
be449fca 45 __asm__ ("smmul %0, %1, %2" : "=r"(r) : "r"(a), "r"(b));
7995962d
MR
46 return r;
47}
7995962d 48#else
73c1c96b
MR
49static inline av_const int MULH(int a, int b)
50{
51 int lo, hi;
52 __asm__ ("smull %0, %1, %2, %3" : "=&r"(lo), "=&r"(hi) : "r"(b), "r"(a));
53 return hi;
54}
7995962d 55#endif
99aed7c8 56
6865e046
MR
57static inline av_const int64_t MUL64(int a, int b)
58{
59 union { uint64_t x; unsigned hl[2]; } x;
be449fca 60 __asm__ ("smull %0, %1, %2, %3"
96dea17a 61 : "=r"(x.hl[0]), "=r"(x.hl[1]) : "r"(a), "r"(b));
6865e046
MR
62 return x.x;
63}
64#define MUL64 MUL64
65
b0367ef0
MR
66static inline av_const int64_t MAC64(int64_t d, int a, int b)
67{
68 union { uint64_t x; unsigned hl[2]; } x = { d };
be449fca 69 __asm__ ("smlal %0, %1, %2, %3"
96dea17a 70 : "+r"(x.hl[0]), "+r"(x.hl[1]) : "r"(a), "r"(b));
b0367ef0
MR
71 return x.x;
72}
73#define MAC64(d, a, b) ((d) = MAC64(d, a, b))
74#define MLS64(d, a, b) MAC64(d, -(a), b)
75
b250f9c6 76#if HAVE_ARMV5TE
99aed7c8
LB
77
78/* signed 16x16 -> 32 multiply add accumulate */
b9117115
MR
79# define MAC16(rt, ra, rb) \
80 __asm__ ("smlabb %0, %1, %2, %0" : "+r"(rt) : "r"(ra), "r"(rb));
81
99aed7c8 82/* signed 16x16 -> 32 multiply */
d00e8b83
MR
83# define MUL16 MUL16
84static inline av_const MUL16(int ra, int rb)
85{
86 int rt;
87 __asm__ ("smulbb %0, %1, %2" : "=r"(rt) : "r"(ra), "r"(rb));
88 return rt;
89}
99aed7c8
LB
90
91#endif
699b3f99 92
a2fc0f6a 93#endif /* AVCODEC_ARM_MATHOPS_H */